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Anomalous on-current and subthreshold swing improvement in low-temperature polycrystalline-silicon thin-film transistors under Gate bias stress
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Low-temperature polycrystalline-silicon thin-film transistors ͑LTPS TFTs͒ have been widely investigated for flatpanel applications, such as for active matrix liquid crystal displays and active-matrix organic light-emitting diodes. 1, 2 Compared to amorphous silicon TFTs ͑a-Si TFTs͒, LTPS TFTs have a higher electron mobility and driving current. Since the maximum process temperature is lower than 600°C, LPTS TFTs can be fabricated on relatively cheap glass. Consequently, LTPS TFTs can integrate both the pixel array and peripheral circuits on the same glass substrate to realize a system-on-panel display. 3, 4 It is well known, however, that device characteristics such as mobility, threshold voltage and subthreshold swing ͑SS͒ are usually degraded in LTPS TFTs due to the electrical stress. 5 Most previous studies have discussed the degradation mechanism in LTPS TFTs caused by the DC bias and dynamic stresses. 6, 7 However, electrical stress induced improvement in device characteristics of n-channel LTPS TFTs has not been investigated carefully, and the mechanism has not been clearly identified. The purpose of this work is to investigate the improvement in on-current ͑I on ͒ and SS in LTPS TFTs after positive gate bias stress. The experimental result indicates that the improved I on and SS originate from the hole trapping at the SiO 2 above the lightly doped drain ͑LDD͒ regions, which is caused by the strong electric field at the gate corner. In addition, the stress-related electric field was simulated by TCAD to verify the stress mechanism.
In this work, top-gate commercial n-channel LTPS TFTs with a LDD were prepared. First, a 500 nm thick buffer oxide was deposited on the glass. Next, 50 nm thick, undoped amorphous-Si ͑a-Si͒ films were sequentially deposited by plasma-enhanced chemical vapor deposition at 380°C, followed by dehydrogenation via furnace annealing process at 450°C. Then the a-Si films were crystallized by a 308 nm XeCl excimer laser with a line-shaped beam power of 350 mJ/ cm 2 . The 100 nm thick gate insulator was deposited by tetraethyl orthosilicate base oxide. Subsequently, the source/drain ͑S/D͒ regions and LDD region were defined by the mass-separated ion implanter technique. Next, the doping activation was performed by rapid thermal annealing. Finally, MoW was sputtered and patterned as a gate metal. The channel width of the TFT in this study was fixed at 10 m and the channel length was 3 to 8 m. The LDD length is 1.25 m. The I-V curves are measured by a Keithley 4200 semiconductor parameter analyzer. During the stress test, the gate terminal was connected to 20 V + threshold voltage ͑V t ͒ while the S/D were grounded for 2000 s. as I d ͑L / W͒. It can be seen that the threshold voltage ͑V t ͒ slightly increases after the 2000 s stress, as shown in the inset of Fig. 1 . Here, V t is defined as the gate voltage at which the drain current equals 10 −9 A. The V t shift is caused by the electron trapping in the gate-insulator and/or the statecreation in the channel region under the gate positive bias stress. 5, 8 It is commonly known that the drain current is inversely proportional to V t ; 9 however, it can be seen from Fig.  2 that on-current ͑I on ͒ in both the linear and saturation regions are significantly improved after the gate bias stress.
The I on enhancement in the linear and the saturation regions were extracted at V d = 0.1 and 12 V with V g =10 V, respectively. Clearly, the I on enhancement in both linear and the saturation regions increase with an increase in stress time. It is also worth noting that the I on enhancement in the linear region is more evident than in the saturation region. The inset of Fig. 2 shows the I on enhancement at different channel lengths at a fixed channel width of 10 m. As can be seen, the I on improvement decreases with increasing channel length. In order to better understand the mechanism of gate bias stress causing device improvement, the distribution of electric field was simulated by TCAD software. Figure 3͑a͒ shows the distribution of the electric field for LTPS TFTs under gate bias stress condition. As can be seen, the electric field is constant in the gate insulator with a high electrical field occurring in the gate electrode corner. In order to further examine the improvement mechanism, the distribution of electric field at the lateral coordinate ͑X͒ of 2 and 3 m were monitored, shown as Fig. 3͑b͒ . As can be seen, the electric field at the SiO 2 /gate interface for X = 3 m ͑the LDD region͒ is significantly higher than X = 2 m ͑the channel region͒, which will induce an asymmetric electric field distribution at the poly-Si/ SiO 2 and the gate/SiO 2 interfaces at X = 3 m. Therefore, the strong electric field occurring at the gate/SiO 2 interface probably induces hole injection from gate electrode to SiO 2 region, 10 as depicted in Fig.  3͑c͒ . Consequently, the trapped holes in the gate-insulator induce electrons at the channel region near the edge of the LDD regions. This result causes I on enhancement because the effective channel length ͑L eff ͒ is shortened by these accumu- lated electrons; this is even more evident for short channel lengths than for long, as demonstrated in Fig. 3͑d͒ . The inset of Fig. 2 verifies this enhancement of I on , with on-current enhancement improving is more significant in short channel length ͑3 m͒ then in the long channel length ͑8 m͒. It should be noted, however, that shortened L eff induced I on enhancement is more clearly in the linear region than the saturation region due to the generation of a pinch-off region near the drain terminal. Figure 4 shows the SS with stress time. Here, the SS is defined as one-half of the gate voltage required to increase the threshold drain current by two orders of magnitude ͑from 10 −11 to 10 −9 A͒. In LTPS TFTs, the SS depends mainly on trap distribution in polysilicon film and also on the deep interface states, 11 with these trap states generally increasing during electrical stress. Nevertheless, it can be seen from Fig.  4 that the SS decreases with increasing stress time. In addition, it is well known that the SS is dominated by the diffusion current ͑I diff ͒ in the subthreshold region and the I diff can be expressed as:
where W is channel width, q is magnitude of electron charge, D n is the diffusion coefficient for electron, L eff is effective channel length, and NЈ͑s͒ and NЈ͑d͒ are the electron density per unit area at the source and drain ends, respectively. The inset of Fig. 4 shows the schematic energy band diagram of LTPS TFTs before and after stress. As can be seen, the L eff significantly diminishes due to electron accumulation at the S/D edges. Consequently, the SS is also reduced after stress when the device operates at the subthreshold region. In summary, this work investigates an improvement in anomalous on-current ͑I on ͒ and SS in LTPS TFTs after gate bias stress. The experimental results reveal that the improved electrical properties originate from the hole trapping at the SiO 2 above the LDD regions which reduces the effective channel length ͑L eff ͒. The stress-related electric field was simulated by TCAD software to verify the mechanism above. In contrast, the effects of shortened L eff are not as evident at the saturation region because the pinch-off region is generated at the drain edge. Further, the SS is also diminished by the shortened L eff when the device operates at the subthreshold region.
